



# Variation-Aware Supply Voltage Assignment for Minimizing Circuit Degradation and Leakage

Xiaoming Chen<sup>1</sup>, [Yu Wang](#)<sup>1</sup>, Yu Cao<sup>3</sup>, Yuchun Ma<sup>2</sup>, Huazhong Yang<sup>1</sup>

<sup>1</sup>Dept. of E.E., TNList, Tsinghua Univ., Beijing, China

<sup>2</sup>Dept. of C.S., TNList, Tsinghua Univ., Beijing, China

<sup>3</sup>Dept. of E.E., Arizona State Univ., USA





# Outline

- **Background: Leakage and NBTI**
- Statistical Analysis Flow
- Variation-Aware Supply Voltage Assignment Technique
- Simulation Results
- Conclusion



# Background: Leakage

- The circuit total power ( $P_{total}$ ) can be calculated as:

$$P_{total} = \underbrace{P_{switch} + P_{shortcircuit}}_{dynamic\ power} + \underbrace{P_{leakage}}_{static\ power}$$

- As technology scales, the dynamic power of one transistor decreases, while leakage power increases.
- Leakage is more than 50% of the total power. The modeling and optimization has been studied for 10 years or more.




# Leakage reduction techniques

- Standby time techniques
  - Power Gating
  - Input Vector Control
  - Body biasing → adapt  $V_{th}$  during the standby time
  - Adapt  $V_{dd}$  during the standby time
- Run time techniques
  - DVTS dynamic  $V_{th}$  scaling
  - DVS dynamic  $V_{dd}$  scaling
- Design time techniques
  - Dual  $V_{th}$
  - Dual  $V_{dd}$
  - Gate sizing



# Background: Aging due to NBTI

- Negative Bias Temperature Instability
- Conditions
  - PMOS transistor
  - Negatively biased
  - elevated temperature
- Impact of NBTI on circuit performance
  - a shift in threshold voltage
  - a significant increase in the delay of PMOS devices, and result in about 10-20% degradation in circuit speed





# NBTI mitigation techniques

- Dynamic Adjustment ( $V_{dd}$ ,  $V_{th}$ ) [ASPDAC09]
- NBTI-aware Sizing [DATE06]
- Guard banding [ASPDAC08]
- Lower temperature,  $V_{dd}$ , and signal probability [DAC06]
- NBTI-aware Synthesis [DAC07]
- Input Vector control [DATE 07, MICRO 07]
- Internal node control [DATE 2009 \*2]
- Memory NBTI mitigation [ISQED06]

*Compensation  
Techniques*

*Mitigation  
Techniques*



# NBTI vs Leakage

- Higher Vdd
- ☹ • Higher NBTI degradation rate
- ☹ • Higher Leakage

Problem: How to assign Vdd so that the **performance** constraint is always satisfied considering **NBTI** and **process variations**, while maintaining a very low **leakage** power consumption

- ☺ • Lower Leakage
- ☹ • Lower Performance




# Outline

- Background
- **Statistical Analysis Flow**
- Variation-Aware Supply Voltage Assignment Technique
- Simulation Results
- Conclusion





# Statistical Analysis Flow





# Statistical Model

- Vth variation model, assume that Vth can be modeled as a Gaussian distribution.

$$PDF(V_{th}) = \frac{1}{\sqrt{2\pi}\sigma_{th}} e^{-\frac{1}{2}\left(\frac{V_{th}-\mu_{th}}{\sigma_{th}}\right)^2}$$

- The threshold voltage of each gate  $v_i$  is expressed as linear combinations of its mean value and random variables:

$$V_{i,th} = V_i + a_0\Delta V_i + \sum_{j=1}^n a_j\Delta V_{i+j} + \sum_{j=1}^n a_j\Delta V_{i-j}$$



# Outline

- Background
- Statistical Analysis Flow
- *Variation-Aware Supply Voltage Assignment Technique*
- Simulation Results
- Conclusion



# Supply Voltage Assignment Technique

- Dual Vdd Assignment and Dynamic Vdd Scaling
- Why dual Vdd?
  - High Vdd is used to compensate for NBTI-induced degradation on critical gates, while low Vdd is used to reduce leakage power on other gates.
- Why dynamic scaling?
  - “One-time” solutions at design time will lead to large power and area overhead.
  - Variations will affect the circuit performance.





# Supply Voltage Assignment Technique

## • First Step: Dual Vdd Assignment

### – Two Sets:

- High Vdd Set (HVS)
- Low Vdd Set (LVS)



- HVS includes all the critical paths and their predecessors in order to avoid level converter
- LC penalty can be carefully considered to have more gates in the LVS.



# Supply Voltage Assignment Technique

- **Second Step: Dynamic Vdd Scaling**


- Determine the **optimal high Vdd**, to ensure NBTI-induced degradation and leakage power are simultaneously minimized during the following time interval

$$F = A \times (\mu_{D(t_{i+1})} + 3\sigma_{D(t_{i+1})}) + B \times (\mu_{L(t_i)} + 3\sigma_{L(t_i)})$$

- Determine the **optimal low Vdd**, to reduce leakage power as more as possible during the following time interval.

$$D_{relax}(v) = D_{current}(v) + C \times D_{slack}(v)$$

- Predict the **next time node** at which the circuit delay will exceed the specification and the supply voltages need to be scaled again. [CICC 2008][ASPDAC2009]



(Assume  $t_{i+1} \rightarrow$   
 $V_{ddhigh} \rightarrow$  new  $t_{i+1}$   
 $\rightarrow$  new  $V_{ddhigh} \rightarrow$   
... final  $V_{ddhigh}, t_{i+1}$ )

$$\mu_{Td}(t) = \mu_{Td}(0)(1 + Ct^n)$$



# Outline

- Background
- Statistical Analysis Flow
- Variation-Aware Supply Voltage Assignment Technique
- **Simulation Results**
- Conclusion



# Implementations


- C++ for most of the codes with PrimeTime
- 65nm library
- Some key technology parameters are:
  - Nominal Vdd = 1.0V ;  $|V_{th}| = 0.20V$ ;  $T_{ox} = 1.2nm$
- ISCAS85 benchmark and some ALU circuits are used to evaluate our algorithms.
- Temperature is 378K.
- The nominal circuit lifetime is set to be 10 years..





# Simulation Results-platform(1)


- The impact of variations on NBTI for c880





# Simulation Results-platform(2)


- The impact of variations on leakage power for c880





# Simulation Results-platform(3)

- Delay distribution compared to Monte Carlo for c880





The delay mean is larger, while the distribution is becoming narrower when you consider both NBTI and  $V_{th}$  variation



# Simulation Results-SVA(1)


## NBTI induced degradation comparison (C1908)





# Simulation Results-SVA(2)


- Leakage power comparison (c1908)






# Simulation Results-SVA(3)

- The voltage scaling (c1908 vs c7552)



c1908



c7552



# Simulation Results-SVA(4)

Our SVA <sup>⊕</sup>				Single $V_{dd}$ scaling <sup>⊕</sup>				
$D_{imp}(\%)$ <sup>⊕</sup>	$L_{max}$ <sup>⊕</sup>	$L_{inc}(\%)$ <sup>⊕</sup>	$Lv\#$ <sup>⊕</sup>	$D_{life}$ <sup>⊕</sup>	$D_{imp}(\%)$ <sup>⊕</sup>	$L_{max}$ <sup>⊕</sup>	$L_{inc}(\%)$ <sup>⊕</sup>	$Lv\#$ <sup>⊕</sup>
55.63 <sup>⊕</sup>	⊕	-4.12 <sup>⊕</sup>	9 <sup>⊕</sup>	⊕	60.84 <sup>⊕</sup>	⊕	52.38 <sup>⊕</sup>	6.86 <sup>⊕</sup>
52.98 <sup>⊕</sup>	⊕	-2.5 <sup>⊕</sup>	9.63 <sup>⊕</sup>	⊕	58.98 <sup>⊕</sup>	⊕	29.96 <sup>⊕</sup>	7.77 <sup>⊕</sup>


Table 2. The results of our SVA and compare with single  $V_{dd}$  scaling<sup>⊕</sup>

circuit <sup>⊕</sup>	Gate# <sup>⊕</sup>	BVSH <sup>⊕</sup>	LVSH <sup>⊕</sup>	$D_p$ <sup>⊕</sup>	Nominal design <sup>⊕</sup>		Our SVA <sup>⊕</sup>					Single $V_{dd}$ scaling <sup>⊕</sup>				
					$D_{we}$ <sup>⊕</sup>	$L_p$ <sup>⊕</sup>	$D_{we}$ <sup>⊕</sup>	$D_{imp}(\%)$ <sup>⊕</sup>	$L_{max}$ <sup>⊕</sup>	$L_{inc}(\%)$ <sup>⊕</sup>	$Lv\#$ <sup>⊕</sup>	$D_{we}$ <sup>⊕</sup>	$D_{imp}(\%)$ <sup>⊕</sup>	$L_{max}$ <sup>⊕</sup>	$L_{inc}(\%)$ <sup>⊕</sup>	$Lv\#$ <sup>⊕</sup>
array4x4 <sup>⊕</sup>	89 <sup>⊕</sup>	76 <sup>⊕</sup>	13 <sup>⊕</sup>	2.485 <sup>⊕</sup>	2.737 <sup>⊕</sup>	9.12E-05 <sup>⊕</sup>	2.597 <sup>⊕</sup>	55.51 <sup>⊕</sup>	8.21E-05 <sup>⊕</sup>	-9.96 <sup>⊕</sup>	7 <sup>⊕</sup>	2.589 <sup>⊕</sup>	58.78 <sup>⊕</sup>	1.00E-04 <sup>⊕</sup>	10.03 <sup>⊕</sup>	6 <sup>⊕</sup>
pmult4x4 <sup>⊕</sup>	122 <sup>⊕</sup>	105 <sup>⊕</sup>	17 <sup>⊕</sup>	3.257 <sup>⊕</sup>	3.543 <sup>⊕</sup>	1.14E-04 <sup>⊕</sup>	3.333 <sup>⊕</sup>	73.56 <sup>⊕</sup>	1.26E-04 <sup>⊕</sup>	10.5 <sup>⊕</sup>	6 <sup>⊕</sup>	3.323 <sup>⊕</sup>	77.02 <sup>⊕</sup>	1.30E-04 <sup>⊕</sup>	13.23 <sup>⊕</sup>	6 <sup>⊕</sup>
bkung16 <sup>⊕</sup>	130 <sup>⊕</sup>	71 <sup>⊕</sup>	59 <sup>⊕</sup>	1.968 <sup>⊕</sup>	2.034 <sup>⊕</sup>	1.42E-04 <sup>⊕</sup>	1.971 <sup>⊕</sup>	95.16 <sup>⊕</sup>	1.25E-04 <sup>⊕</sup>	-11.9 <sup>⊕</sup>	3 <sup>⊕</sup>	1.975 <sup>⊕</sup>	88.76 <sup>⊕</sup>	1.60E-04 <sup>⊕</sup>	12.61 <sup>⊕</sup>	3 <sup>⊕</sup>
c499 <sup>⊕</sup>	182 <sup>⊕</sup>	153 <sup>⊕</sup>	29 <sup>⊕</sup>	1.978 <sup>⊕</sup>	2.437 <sup>⊕</sup>	2.32E-04 <sup>⊕</sup>	2.322 <sup>⊕</sup>	25.04 <sup>⊕</sup>	2.16E-04 <sup>⊕</sup>	-6.94 <sup>⊕</sup>	17 <sup>⊕</sup>	2.287 <sup>⊕</sup>	32.64 <sup>⊕</sup>	2.32E-04 <sup>⊕</sup>	0.11 <sup>⊕</sup>	21 <sup>⊕</sup>
kogge16 <sup>⊕</sup>	199 <sup>⊕</sup>	76 <sup>⊕</sup>	123 <sup>⊕</sup>	1.319 <sup>⊕</sup>	1.41 <sup>⊕</sup>	2.07E-04 <sup>⊕</sup>	1.39 <sup>⊕</sup>	21.45 <sup>⊕</sup>	1.89E-04 <sup>⊕</sup>	-8.78 <sup>⊕</sup>	14 <sup>⊕</sup>	1.385 <sup>⊕</sup>	27.12 <sup>⊕</sup>	2.14E-04 <sup>⊕</sup>	3.43 <sup>⊕</sup>	16 <sup>⊕</sup>
log16 <sup>⊕</sup>	256 <sup>⊕</sup>	188 <sup>⊕</sup>	68 <sup>⊕</sup>	1.877 <sup>⊕</sup>	2.15 <sup>⊕</sup>	2.10E-04 <sup>⊕</sup>	2.083 <sup>⊕</sup>	24.34 <sup>⊕</sup>	2.18E-04 <sup>⊕</sup>	3.52 <sup>⊕</sup>	9 <sup>⊕</sup>	2.017 <sup>⊕</sup>	48.81 <sup>⊕</sup>	2.20E-04 <sup>⊕</sup>	4.74 <sup>⊕</sup>	2 <sup>⊕</sup>
bkung32 <sup>⊕</sup>	271 <sup>⊕</sup>	149 <sup>⊕</sup>	122 <sup>⊕</sup>	2.446 <sup>⊕</sup>	2.595 <sup>⊕</sup>	2.89E-04 <sup>⊕</sup>	2.48 <sup>⊕</sup>	77.43 <sup>⊕</sup>	2.70E-04 <sup>⊕</sup>	-6.57 <sup>⊕</sup>	5 <sup>⊕</sup>	2.477 <sup>⊕</sup>	79.31 <sup>⊕</sup>	3.30E-04 <sup>⊕</sup>	13.96 <sup>⊕</sup>	3 <sup>⊕</sup>
c432 <sup>⊕</sup>	297 <sup>⊕</sup>	277 <sup>⊕</sup>	20 <sup>⊕</sup>	4.993 <sup>⊕</sup>	5.411 <sup>⊕</sup>	2.43E-04 <sup>⊕</sup>	5.217 <sup>⊕</sup>	46.5 <sup>⊕</sup>	2.30E-04 <sup>⊕</sup>	-5.1 <sup>⊕</sup>	16 <sup>⊕</sup>	5.184 <sup>⊕</sup>	54.45 <sup>⊕</sup>	2.50E-04 <sup>⊕</sup>	3.1 <sup>⊕</sup>	8 <sup>⊕</sup>
array8x8 <sup>⊕</sup>	401 <sup>⊕</sup>	372 <sup>⊕</sup>	29 <sup>⊕</sup>	6.129 <sup>⊕</sup>	6.875 <sup>⊕</sup>	4.14E-04 <sup>⊕</sup>	6.479 <sup>⊕</sup>	53.12 <sup>⊕</sup>	4.14E-04 <sup>⊕</sup>	-0.01 <sup>⊕</sup>	7 <sup>⊕</sup>	6.457 <sup>⊕</sup>	56.12 <sup>⊕</sup>	4.40E-04 <sup>⊕</sup>	6.38 <sup>⊕</sup>	7 <sup>⊕</sup>
kogge32 <sup>⊕</sup>	487 <sup>⊕</sup>	155 <sup>⊕</sup>	332 <sup>⊕</sup>	1.569 <sup>⊕</sup>	1.782 <sup>⊕</sup>	4.72E-04 <sup>⊕</sup>	1.698 <sup>⊕</sup>	39.46 <sup>⊕</sup>	4.55E-04 <sup>⊕</sup>	-3.74 <sup>⊕</sup>	12 <sup>⊕</sup>	1.677 <sup>⊕</sup>	49.26 <sup>⊕</sup>	5.51E-04 <sup>⊕</sup>	16.75 <sup>⊕</sup>	10 <sup>⊕</sup>
pmult8x8 <sup>⊕</sup>	490 <sup>⊕</sup>	449 <sup>⊕</sup>	41 <sup>⊕</sup>	6.292 <sup>⊕</sup>	6.79 <sup>⊕</sup>	4.68E-04 <sup>⊕</sup>	6.429 <sup>⊕</sup>	72.46 <sup>⊕</sup>	4.60E-04 <sup>⊕</sup>	-1.54 <sup>⊕</sup>	4 <sup>⊕</sup>	6.379 <sup>⊕</sup>	82.44 <sup>⊕</sup>	5.28E-04 <sup>⊕</sup>	12.91 <sup>⊕</sup>	4 <sup>⊕</sup>
c880 <sup>⊕</sup>	535 <sup>⊕</sup>	175 <sup>⊕</sup>	360 <sup>⊕</sup>	3.386 <sup>⊕</sup>	3.794 <sup>⊕</sup>	3.96E-04 <sup>⊕</sup>	3.493 <sup>⊕</sup>	73.69 <sup>⊕</sup>	4.08E-04 <sup>⊕</sup>	3.01 <sup>⊕</sup>	7 <sup>⊕</sup>	3.475 <sup>⊕</sup>	78.2 <sup>⊕</sup>	5.68E-04 <sup>⊕</sup>	43.46 <sup>⊕</sup>	6 <sup>⊕</sup>
log32 <sup>⊕</sup>	640 <sup>⊕</sup>	444 <sup>⊕</sup>	196 <sup>⊕</sup>	3.531 <sup>⊕</sup>	4.273 <sup>⊕</sup>	5.23E-04 <sup>⊕</sup>	4.199 <sup>⊕</sup>	9.95 <sup>⊕</sup>	5.58E-04 <sup>⊕</sup>	6.74 <sup>⊕</sup>	19 <sup>⊕</sup>	4.126 <sup>⊕</sup>	19.79 <sup>⊕</sup>	9.81E-04 <sup>⊕</sup>	87.74 <sup>⊕</sup>	14 <sup>⊕</sup>
c1355 <sup>⊕</sup>	942 <sup>⊕</sup>	817 <sup>⊕</sup>	125 <sup>⊕</sup>	3.818 <sup>⊕</sup>	4.566 <sup>⊕</sup>	6.44E-04 <sup>⊕</sup>	4.301 <sup>⊕</sup>	35.41 <sup>⊕</sup>	6.84E-04 <sup>⊕</sup>	6.19 <sup>⊕</sup>	16 <sup>⊕</sup>	4.284 <sup>⊕</sup>	37.76 <sup>⊕</sup>	7.74E-04 <sup>⊕</sup>	20.15 <sup>⊕</sup>	12 <sup>⊕</sup>
c1908 <sup>⊕</sup>	977 <sup>⊕</sup>	566 <sup>⊕</sup>	411 <sup>⊕</sup>	4.576 <sup>⊕</sup>	5.293 <sup>⊕</sup>	6.72E-04 <sup>⊕</sup>	4.77 <sup>⊕</sup>	72.99 <sup>⊕</sup>	6.50E-04 <sup>⊕</sup>	-3.29 <sup>⊕</sup>	7 <sup>⊕</sup>	4.71 <sup>⊕</sup>	81.27 <sup>⊕</sup>	9.66E-04 <sup>⊕</sup>	43.82 <sup>⊕</sup>	5 <sup>⊕</sup>
c2670 <sup>⊕</sup>	1173 <sup>⊕</sup>	835 <sup>⊕</sup>	338 <sup>⊕</sup>	4.706 <sup>⊕</sup>	5.346 <sup>⊕</sup>	8.68E-04 <sup>⊕</sup>	5.001 <sup>⊕</sup>	53.97 <sup>⊕</sup>	8.46E-04 <sup>⊕</sup>	-2.51 <sup>⊕</sup>	5 <sup>⊕</sup>	5.001 <sup>⊕</sup>	54 <sup>⊕</sup>	1.35E-03 <sup>⊕</sup>	55.23 <sup>⊕</sup>	5 <sup>⊕</sup>
booth9x9 <sup>⊕</sup>	1206 <sup>⊕</sup>	1052 <sup>⊕</sup>	154 <sup>⊕</sup>	5.056 <sup>⊕</sup>	5.968 <sup>⊕</sup>	1.11E-03 <sup>⊕</sup>	5.468 <sup>⊕</sup>	54.87 <sup>⊕</sup>	1.15E-03 <sup>⊕</sup>	3.42 <sup>⊕</sup>	14 <sup>⊕</sup>	5.45 <sup>⊕</sup>	56.25 <sup>⊕</sup>	1.32E-03 <sup>⊕</sup>	18.61 <sup>⊕</sup>	6 <sup>⊕</sup>
log64 <sup>⊕</sup>	1536 <sup>⊕</sup>	1020 <sup>⊕</sup>	516 <sup>⊕</sup>	7.109 <sup>⊕</sup>	8.878 <sup>⊕</sup>	1.31E-03 <sup>⊕</sup>	8.571 <sup>⊕</sup>	17.37 <sup>⊕</sup>	1.30E-03 <sup>⊕</sup>	-1.25 <sup>⊕</sup>	22 <sup>⊕</sup>	8.526 <sup>⊕</sup>	19.88 <sup>⊕</sup>	2.36E-03 <sup>⊕</sup>	79.44 <sup>⊕</sup>	14 <sup>⊕</sup>
c3540 <sup>⊕</sup>	1743 <sup>⊕</sup>	1491 <sup>⊕</sup>	252 <sup>⊕</sup>	6.035 <sup>⊕</sup>	6.869 <sup>⊕</sup>	1.23E-03 <sup>⊕</sup>	6.414 <sup>⊕</sup>	54.6 <sup>⊕</sup>	1.30E-03 <sup>⊕</sup>	5.45 <sup>⊕</sup>	8 <sup>⊕</sup>	6.41 <sup>⊕</sup>	55.01 <sup>⊕</sup>	1.38E-03 <sup>⊕</sup>	12.11 <sup>⊕</sup>	9 <sup>⊕</sup>
pmult16x16 <sup>⊕</sup>	1934 <sup>⊕</sup>	1845 <sup>⊕</sup>	89 <sup>⊕</sup>	13.162 <sup>⊕</sup>	14.486 <sup>⊕</sup>	1.88E-03 <sup>⊕</sup>	13.517 <sup>⊕</sup>	73.2 <sup>⊕</sup>	1.90E-03 <sup>⊕</sup>	0.95 <sup>⊕</sup>	4 <sup>⊕</sup>	13.292 <sup>⊕</sup>	90.19 <sup>⊕</sup>	2.21E-03 <sup>⊕</sup>	17.32 <sup>⊕</sup>	4 <sup>⊕</sup>
c5315 <sup>⊕</sup>	2364 <sup>⊕</sup>	1074 <sup>⊕</sup>	1290 <sup>⊕</sup>	6.262 <sup>⊕</sup>	7.036 <sup>⊕</sup>	1.77E-03 <sup>⊕</sup>	6.563 <sup>⊕</sup>	61.16 <sup>⊕</sup>	1.54E-03 <sup>⊕</sup>	-12.83 <sup>⊕</sup>	4 <sup>⊕</sup>	6.454 <sup>⊕</sup>	75.23 <sup>⊕</sup>	2.38E-03 <sup>⊕</sup>	34.52 <sup>⊕</sup>	4 <sup>⊕</sup>
c7552 <sup>⊕</sup>	3912 <sup>⊕</sup>	414 <sup>⊕</sup>	3498 <sup>⊕</sup>	6.392 <sup>⊕</sup>	7.254 <sup>⊕</sup>	2.42E-03 <sup>⊕</sup>	6.614 <sup>⊕</sup>	74.21 <sup>⊕</sup>	1.88E-03 <sup>⊕</sup>	-22.05 <sup>⊕</sup>	6 <sup>⊕</sup>	6.605 <sup>⊕</sup>	75.34 <sup>⊕</sup>	6.03E-03 <sup>⊕</sup>	149.43 <sup>⊕</sup>	6 <sup>⊕</sup>
Gate#>1000 <sup>⊕</sup>	⊕	55.7% <sup>⊕</sup>	44.3% <sup>⊕</sup>	⊕	⊕	⊕	⊕	55.63 <sup>⊕</sup>	⊕	-4.12 <sup>⊕</sup>	9 <sup>⊕</sup>	⊕	60.84 <sup>⊕</sup>	⊕	52.38 <sup>⊕</sup>	6.86 <sup>⊕</sup>
average <sup>⊕</sup>	⊕	59.4% <sup>⊕</sup>	40.6% <sup>⊕</sup>	⊕	⊕	⊕	⊕	52.98 <sup>⊕</sup>	⊕	-2.5 <sup>⊕</sup>	9.63 <sup>⊕</sup>	⊕	58.98 <sup>⊕</sup>	⊕	29.96 <sup>⊕</sup>	7.77 <sup>⊕</sup>



# Simulation Results-SVA(5)

- Compare SVA with single Vdd dynamic scaling for c1908








# Simulation Results-SVA(6)

- Compare scheduled technique [ASPDAC2009] with our SVA for c499





# Simulation Results-SVA(7)

- Results of SVA technique on STA platform

circuit	$D_{imp}(\%)$	$L_{inc}(\%)$	$L_v\#$
array4x4	76.58	-8.04	7
pmult4x4	57.97	-12.96	5
Bkung16	82.71	-10.52	1
c499	37.75	-8.95	18
Kogge16	39.41	-5.77	11
log16	61.54	-7.82	14
Bkung32	85.95	-19.20	4
c432	65.11	-7.09	11
array8x8	27.06	-9.16	21
Kogge32	50.81	-3.46	12
pmult8x8	60.16	-12.13	5
c880	50.42	-5.62	7
log32	32.71	-9.49	19
c1355	37.69	-6.02	19
c1908	78.83	-15.10	7
c2670	54.88	-17.26	4
booth9x9	45.24	-6.30	12
log64	33.19	-11.05	21
c3540	43.61	-4.97	10
pmult16x16	56.80	-11.19	6
c5315	88.39	-18.08	6
c7552	60.34	-26.10	5
Gate#>1000	54.64	-17.56	9.1
<b>average</b>	<b>55.78</b>	<b>-10.74</b>	10.2

$D_{imp}(\%)$	$L_{inc}(\%)$
55.78	-10.74
52.98	-2.5

STA

SSTA

STA model without considering variations underestimates the NBTI degradation and leakage.



# Outline

- Background
- Statistical Analysis Flow
- Variation-Aware Supply Voltage Assignment Technique
- Simulation Results
- Conclusion



# Conclusion

- Our SVA technique can mitigate on average 52.98% of NBTI degradation without increasing the maximum leakage power.
- Compared with the pure single Vdd dynamic scaling technique, we can reduce on average 32.46% more leakage power.
- For large circuits, there are more gates that can be assigned to low Vdd in LVS, so it has more space to reduce leakage power.
- Compared with scheduled voltage scaling technique [ASPDAC2009], our dynamic scaling technique is more effective because the circuit delay will exactly meet the specification at each dynamically decided time node during circuit operation.
- STA model without considering variations underestimates the NBTI-induced degradation and leakage power.



Thank you for your attention.

Q & A

谢谢

