Zhenhua Zhu (朱振华)


Zhenhua Zhu is a Ph.D. student in the Department of Electronic Engineering, Tsinghua University. He received a BS in the Dept. of EE, Tsinghua University, 2018. His research interests include memristor and Processing-In-Memory.

Contact

Address: Room 4-205, Rohm Building, Tsinghua University, Beijing, China
Email: zhuzhenh18☺mails·tsinNOSPAMMINGghua·edu·cn
Phone: 178888833495

Selected Publications


Journal Articles

  • Ming Cheng, Lixue Xia, Zhenhua Zhu, Yi Cai, Yuan Xie, Yu Wang, Huazhong Yang, TIME: A Training-in-memory Architecture for RRAM-based Deep Neural Networks , to appear in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019. pdf

Conference Papers

  • Jilan Lin, Zhenhua Zhu, Yu Wang, Yuan Xie, Learning the Sparsity for ReRAM: Mapping and Pruning Sparse Neural Network for ReRAM based Accelerator , to appear in Proceedings of the 24th Asia and South Pacific Design Automation Conference (ASP-DAC), 2019.
  • Zhenhua Zhu, Hanbo Sun, Yujun Lin, Guohao Dai, Lixue Xia, Song Han, Yu Wang, Huazhong Yang, A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM , in Design Automation Conference (DAC), 2019. pdf slide
  • Zhenhua Zhu, Mingyuan Ma, Jialong Liu, Liying Xu, Xiaoming Chen, Yuchao Yang, Yu Wang and Huazhong Yang, A General Logic Synthesis Framework for Memristor-based Logic Design , to appear in IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2019.
  • Yi Cai, Tianqi Tang, Lixue Xia, Ming Cheng, Zhenhua Zhu, Yu Wang, Huazhong Yang, Training Low Bitwidth Convolutional Neural Networks on RRAM , in Proceedings of the 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), 2018, pp.117-122. pdf
  • Jilan Lin, Lixue Xia, Zhenhua Zhu, Hanbo Sun, Yi Cai, Hui Gao, Ming Cheng, Xiaoming Chen, Yu Wang and Huazhong Yang, Rescuing Memristor-based Computing with Non-linear Resistance Levels , in DATE 2018, 2018, pp.407-412. pdf
  • Zhenhua Zhu, Jilan Lin, Ming Cheng, Lixue Xia, Hanbo Sun, Xiaoming Chen, Yu Wang and Huazhong Yang, Mixed Size Crossbar based RRAM CNN Accelerator with Overlapped Mapping Method , in IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2018. pdf slide
  • Ming Cheng, Lixue Xia, Zhenhua Zhu, Yi Cai, Yuan Xie, Yu Wang, Huazhong Yang, TIME:A Training-in-memory Architecture for Memristor-based Deep Neural Network , in Design Automation Conference (DAC), 2017, pp.26:1-26:6. pdf slide

copyright 2019 © NICS Lab of Tsinghua University